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ABSTRACT 
Predictive Dead Time Control Scheme is used in gate driver to overcome the 
problems relating to the td. This control scheme applies the prediction concept based 
on the feedback output from the circuit to predict and reduce the tdon the switching 
cycle of the gate driver. Therefore by using the application of the predictive dead 
time control scheme, the problem related with the td can be minimized. The 
simulation of the Prediction Dead Time Control Scheme circuit was done by Mr. 
Khalil Azhan Bin Ahmad Zaini, previous final year student. This project will verify 
the simulation circuit by doing experimental circuit analysis. The results of the 
experimental analysis will be compared to the simulation results. The project will 
verify the analysis of predictive controller converter's performance by doing circuit 
experimental verification. The experimental verification will involve the study of data 
sheet, circuit operation, and construction of the circuit for experimental analysis and 
this experimental verification is conducted using appropriate electrical devices and 
electronics. After the circuit constructed, the project analysis will concentrate on 
variation of Vf to comparator input. The results of the experimental verification by 
using predictive dead time control application will show the improvement of the 
converter's efficiency compared to the conventional gate driver. 
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1.1 Background of Study 
Usually, the PWM principle is commonly used in power electronics 
applications for controlling gate driver of power converters. Generally the 
conventional power converter operates at high switching frequency and the signal 
of PWM is used to turn ON and OFF the MOSFET to get the desired output for 
the gate driver signal. Implementation of common PWM as the gate driver input 
may contribute to unstable performance of the High Frequency Gate Driver 
Design. Hence the desired performance cannot be achieved by using conventional 
techniques that made up from PWM. This project intends to mainly construct the 
experimental circuit and verify the circuit by experimental analysis of the 
Predictive Control Scheme implemented on the SRBC. 
1.2 Problem Statement 
Generally, most of the power converter using PWM technique as the gate 
driver input signal. However, when come to the high frequency switching input 
signal application, conventional PWM is unable to do the job as the gate driver 
efficiently. This inefficiency will reduce the reliability of the entire system. 
For high frequency gate driver, the td becomes more critical aspect to focus 
on. When the period of td is longer, more conduction losses are introduced in the 
circuit and when there is no td in system, the cross conduction will occurs and the 
effect will be an increase switching losses. 
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To rectify this problem, the application of Predictive Control Scheme has 
been introduced and the problem relate with the td delay can be minimized as 
much as possible. The constructed circuit will be verified by doing experimental 
analysis. 
1.3 Objective 
Upon completing the project, a few objectives need to be achieved. The 
objectives of the project are as follows: 
1. To study and understand on the Predictive Control Scheme for High 
Frequency Gate Driver. 
2. To construct the Predictive Control Scheme Circuit for experimental 
verification. 
3. To integrate the constructed circuit with the Synchronous Rectifier Buck 
Converter. 
4. To analyze the efficiency of the Predictive Control Scheme Circuit by 
experimental test. 
1.4 Scope of Study 
The study is divided into three main stages as follows: 
i. Literature Review 
All the information regarding on the Predictive Control Scheme is 
compiled and studied. 
ii. Design and Construction the Circuit 
The Predictive Control Scheme Circuit based on simulation circuit will 
be constructed and integrated to the Synchronous Rectifier Buck and 
Proposed Gate Driver. 
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iii. Analysis of The Circuit Performance 
The Predictive Control Scheme circuit will be implemented to SRBC 
and PGD for experimental test and verification. Result obtained from 




2.1 Gate Driver 
Gate driver is used to turn ON and OFF the MOSFET on the power 
electronic converter. The conventional technique is using PWM as the gate driver. 







ON V2 41--ý 
V1 OFF 
Figure 1: PWM Signal as the Gate Driver [1] 
2.2 Pulse Width Modulation 
PWM is a very efficient way of providing intermediate amounts of 
electrical power between fully ON and OFF. A simple power switch with a typical 
power source provides full power only, when switched ON. PWM is a 
comparatively recent technique, made practical by modern electronic power 
switches. Figure 2 shows how the PWM signal is produced by comparing 
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rectangular pulse wave with the straight line as the reference voltage. In this 
example there are three different colours for different PWM output signal. When 
vref is higher (RH) line), the period of ON time is shorter and when the Vref is 
lower (BLUE line), the period of ON time of PWM is longer. 
Figure 2: Example how the PWM Signal Produced 
23 Dead Time Delay, td 
A td can be described as the period which neither one of the switch 
(MOSFET) is turned ON. The tdis the time gap where no signal is applied to the 
MOSFET. This is called the Dead Time. Too long td will introduce losses due to 
body diode conduction [2]. In addition, td is used to avoid shoot through currents 
in converters with synchronous rectifier [3]. Figure 3 shows the location of the td 
in PWM between the input signals. 
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Figure 3: Dead Time between the PWM Input Pulses 
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Figure 4: Example of the Synchronous Switching by PWM Signal 
From Figure 4, during MOSFET switching ON and OFF, there will be a 
time interval where both MOSFETs are not conducting. This time interval is the 
dead time, td which has been discussed previously. 
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During S1 is ON and S2 is OFF, the energy will be transferred to the load. 
Before Si is to be turned OFF and S2 is still turned OFF, there will be a period 
where both of the MOSFETs are turned OFF. 
Although S, and S2 are turned OFF, the current from the inductor will keep 
flowing through body diode of S2 due to the effect of inductive load. S2 will turn 
ON after td ends and since the forward voltage drop across S2 (RD. ON) is lower than 
the body diode voltage drop, this will allow the inductor current to flow through 
S2 rather than body diode. [4] 
The td is related to the body diode conduction, longer td will contributes to 
longer body diode conduction period. The longer period of body diode 
conduction, the larger losses for the circuit will be and will reduce the overall 
efficiency of the system. This loss is known as the body diode conduction losses, 
Pbd. In order to get a low body diode loss, shorter id is required in the system. 
Figure 5 shows how the body diode conduction occurs in the given circuit. 
Figure 5: Body Diode Conduction [5] 
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Below are the formulas how to calculate the body diode conduction loss. The 
body diode is circled in the figure. 
P bd = Vf x lout x fSW x (tbd(rise) + tbd(fal! )) 
Assuming that tbd(rise)=tbd(fn11) 
Pbd=VfxI0, xf'x2xtbd 
Where : 
V1= body diode forward voltage drop 
lor = output current 
switching frequency 
tbd = body diode conduction period 
2.5 Cross Conduction 
(1) 
(2) 
Cross conduction occurs when both of the high side and low side 
MOSFETs are partially or fully turned OFF at the same time. When this occurs, it 
will provide the path for current to "shoot through" from voltage supply directly 
to the ground. Besides that, Vg, may also lead to the cross conduction and if this 
induced Vg, is greater than gate threshold voltage, S2 could turn ON automatically. 
Since the "shoot through" current [6] flows directly to the ground without flowing 
to the loads, this excessive power will dissipate in both MOSFETs and it can 
damage one or both MOSFETs. In order to prevent the damage of these 
components, the application of td is essential. 
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2.6 Previous Technologies of Gate Driver 
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Figure 6: The Fixed Duty Cycle Scheme (FDC) 
The Fixed Duty Ratio (FDR) Control Scheme is the first technology of 
generating the gate driver control scheme. This control scheme has constant turn 
on delay between the two gate drivers in order to avoid cross conduction. In other 
words, this control scheme has predetermined td where it should be long enough to 
cover the entire application of the device, the temperature, and also the variation 
of the td. Based on [5] the optimized td for a fixed duty cycle is 15 ns. However, 
this control scheme has limitation during the operation. The voltage drop and 
reverse recovery associated with the synchronous rectifier body diode becomes a 
great percentage of the total synchronous rectifier power loss as the designed 
output voltage decrease [7]. 
As the switching frequency increases, finite td associated with the fixed 
scheme starts to become a significant part of the switching cycle, which make the 
efficiency decrease drastically. 
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Figure 7: Adaptive Delay Control Scheme (ADC). 
The Adaptive Delay Control (ADC) is the second generation of the gate 
control scheme. This scheme was introduced to overcome the limitation of the 
FDR control scheme. ADC uses control loop that includes a digital delay line. The 
control loop will senses the drain to source voltage (Vd, ) of the S2 and adjust the 
digital delay line according to the amount of delay that should be applied to turn 
on the S2. S2 is turned ON only when the switch node voltage is equal to zero [8]. 
The advantage of using this scheme is the adjustment of the delay can be 
made adaptively according to type of MOSFET. However, there are also 
disadvantage of this control scheme which including the variation of body diode 
conduction time interval. This is due to the logic components that are used as the 
feedback. Each of the components has their own propagation delay. This 




2.7 The idea of Predictive Control Scheme 
Due to limitation in FDR and ADC Scheme, the Predictive Delay Control 
(PDC) scheme is introduced. This scheme is able to change the td from time to 
time according to the feedback from the circuit. As an example, Figure 8 shows 
when td is very small during Sl is ON and S2 is OFF, the PDC will detects the 
signal from the circuit to increase value of td for the next switching. 
Si On Delay 
High rule pulse 
Lair side pulse Of'[ý 
-i: .. 
td i n+2] 
Figure 8: Time Delay 
ON 






Predictive delay control scheme is a combination of a predictive circuit 
integrated with PWM where it may vary the td during operation according to the 
feedback signal. This circuit will detect voltage or current from SRBC. Figure 9 
shows the block diagram of how the PDC is working theoretically. 
PWM Predictive circuit Next switching 
Detected signal from SRBC 
Figure 9: PDC Scheme Block Diagram 
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As an example of the feedback input for the next switching signal is by 
using the NOR gate to compare the signals from the SRBC to the predictive 
circuit. During high side pulse transition of the current cycle, the circuit's 
feedback NOR gate will detect the Yth and V voltages of S2 [6]. If the output 
result is high, it will indicate td can be decreased. For next switching cycle, td 
during S, turned OFF and S2 turned ON will be reduced until output of NOR gate 
is low. After the output of NOR gate is low, circuit will predict that the delay can 
no longer be reduced or else cross conduction will occur. The inputs and output of 
NOR gate is shown in the Figure 10. 
VGS, 02 
NOR Gate Ouput 
2V 
ov st 
Figure 10 : The Operation of NOR Gate in Feedback Loop [91 
For transition from low to high, a comparator will perform the feedback 
operation. This comparator will sense the V and V voltages of S2. When the 
body diode conduction is detected, the comparator output becomes high and the 
predictive circuit will reduce the delay between Sj turn ON and S2 turn OFF. The 
circuit will keep decreasing the delay until the body diode conduction is not 
detected anymore. Then, the predictive circuit starts to increase the delay to avoid 
cross conduction on the circuit [9]. The operation of the comparator is shown in 
the Figure 11. 
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Figure 11: The Operation of the Comparator on Feedback Loop [9] 
2.8 Simulation Circuit of the PDC Integrated to SRBC 
Figure 12 shows the simulation circuit of Predictive Control Scheme 
that was done by the previous FYP student. The experimental circuit 
construction will be based on this circuit and will have additional circuits and 
modification in the future if needed. 
Figure 12: Simulation Circuit of Predictive Control Scheme 
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2.9 Synchronous Rectifier Buck Converter 
In this project, SRBC will be used as the test circuit for the Predictive 
Control Scheme circuit output. The SRBC is essentially the same as the buck 
converter with the substitution of the diode for another MOSFET switch. The top 
MOSFET switch operates the same way as the buck converter in charging the 
inductor current. When the switch control is off, the lower MOSFET switch will 
turns on to provide a current path for the inductor when discharging. Although 
requiring more components and additional switch logic sequencing, this topology 
improves efficiency with faster switch turn on time and lower MOSFET series 








Figure 13: Schematic Diagram of a Conventional SRBC 
S, 
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2.10 Losses in the circuits to be focused in the experiment 
2.10.1 Switching Losses 
The switching losses happen when the current and the voltage across the 
MOSFETs overlap to each other. It Occurs at the MOSFETs transition between 
the fully ON and OFF states. Figure 14 shows how the switching losses occur. 
Psw= 
zx 
tsw x Peak Power x fV (3) 
Total switching losses, P,,,,, = PI + P, t .2 (4) 
Where: 
P, j = Power losses during switch OFF 
Psw2 = Power losses during switch ON 
fsw = Switching frequency 
t,,,,. = Switching time 
Figure 14: Switching Losses occur at the MOSFETs 
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2.10.2 Conduction Losses 
During the MOSFET turn ON, it will have the static drain-source 
resistance. When the current is flowing through across the MOSFET, it will 
dissipate the power. This dissipated power is known as the Conduction Loss, 
Pcond" 
Pcond = (Ioud 2x RDS (oNJ x (1-D) 








lo,, = output current 
RDs (ON) = Static-drain ON resistance 
D= Duty cycle 
il, w = output voltage 
Vsonrce = Input voltage 
RDS (ON) = Resistance between Drain to Source in the MOSFET 




3.1 Procedure Identification 
Figure 15 showing the flow of the process in order to complete the project. The 
Gantt chart is attached in the Appendix A. 
Research and study on the 
Predictive Control Scheme 
Construct the Experimental 
Predictive Control Scheme Circuit 






Analyze the efficiency of the Predictive 
Control Scheme Circuit by doing 
experimental test to the SRBC circuit. 
I 
Analysis of the experimental results 
Figure 15: Flow of the Project 
Modification 
17 
3.2 Block Diagram of the Experimental Circuit 
Figure 16 shows the experimental circuit diagram of Predictive Control 
Scheme integrated with SRBC. The two different sources of sawtooth signals are 
synchronized prior to have same starting time. These output signals from 
synchronization circuit will have same starting time, duty cycles and frequencies. 
The synchronized signals will be the input of the voltage comparators in order to 
produce PWM signal with different duty cycle. From the voltage comparators, the 
PWM signal will going through the MOSFET Drive Circuit in order to increase 
the amplitude of the PWM signal. The input for Sj have no adjustment and 
directly driven by the output of voltage comparator. For low side pulse, pulse 
width needs to be varied so that the dead time, td between pulses can be varied. 
Unsynchronized 
Sawtooth signals with 






I // / 
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---C . TT 
Figure 16: Block diagram of the PDC circuit integrated to SRBC 
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3.3 Components Used in Experiment 
3.3.1 Voltage Comparator 
There are few reasons that have been considered in choosing the suitable 
voltage comparator for the experimental circuit. Most of them have very high 
dissipation powers which will contribute to the inefficiency of the system. 
MAX944 voltage comparator has 1mW to 3.6mW power dissipation. These 
values can be considered as very little power is dissipated compared to the power 
dissipations on the other voltage comparators. The most important thing to be 
considered in choosing the voltage comparator for this experiment is the 
frequency that the device can operate. 
MAX944 has four voltage comparators built in. Figure 17 shows the 


























27% On time 
PWM with 73% 
ON time 
Figure 18: Simplified Circuit Diagram for PWM Generation using Voltage 
Comparator 
In the Figure 18, the PWM signal will be produced by using voltage 
comparator MAX942. The synchronized Vn is compared with Yefand PWM is 
produced. The 27% duty cycle will be applied to SJ and the PWM with 73% duty 
cycle will be applied at S2 at SRBC. 
In order to produce another PWM signal with the inverted duty cycle is by 
swapping the inputs of the voltage comparator. As an example, let say the voltage 
comparator inputs have A (positive) and B (negative). In order to produce 27 % 
duty cycle PWM is by connecting about 3.2V DC at input A and sawtooth signal 
at input B. Therefore, to produce 73% duty cycle of the PWM is only by swapping 
the Vfand Vj at the voltage comparator inputs. 
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3.3.2 MOSFET 
IRF620 MOSFET will be used as the switch and it is available in EE-store. 
This is the N-channel MOSFET and has RD <0.8 Q. This MOSFET can stand up 
to VDD= 200 V and ID= 6A. Figure 19 shows the IRF620 MOSFET. 
Figure 19: IRF620 MOSFET [ 12] 
Table 1: The Legs Description of 1RF620 
Legs of MOSFET Description 
Leg 1 Gate 
Leg 2 Drain 
Leg 3 Source 
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3.3.3 Synchronization Circuit 
In order to provide PWM input signal at Sj and S2 by using two different 
sources, these signals must be synchronized before supplied to the gates driver. 
Figure 20: The Synchronization Circuit [13] 
From the circuit in Figure 20, two different inputs with different duty cycle 
will be synchronized to be two signal that have same duty cycle and starting at the 
same time. 
Since the output signal of this circuit will be similar to each other, the 
easiest way to produce PWM with different duty cycle is by supplying sawtooth 
signal to the synchronization circuit. These sawtooth signals will be synchronized 
and both outputs will go to the respective voltage comparators to produce PWMs 
22 
with different duty cycles. After that, one of the signals will be adjusted to have 
27% turn ON time and the other one is 73% turn ON time. 
The sawtooth signals are applied to the Input A and Input B in the circuit. 
The output of the synchronization circuit is from the Output I and Output 2 in the 
circuit. 
Table 2: Values of Components used in Synchronous Circuit 
Component Value 
RI 1Kf2 
R2 1 KfZ 





C2 1 nF 
C3 InF 














PWM Generation circuit 
Figure 21 : The Synchronization Circuit connected with the Voltage Comparators 
during test. 
From the circuit in Figure 21, the output from synchronization circuit is 
applied to the voltage comparator to produce PWM with different duty cycles. In 
the RI: I) box is the synchronization circuit and the fII I I' box is the PWM 
generation circuit. PWM signal is generated by using voltage comparator 
MAX942. Figure 22 shows the NAND Gate used in the Synchronization Circuit. 
Figure 22: NAND Gate used in the Synchronization Circuit 
-;... 
i'iý/ý'y .............. 
", f"aýYMý "ýýýý 
,. 
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3.3.4 MOSFET Drive Circuit 
Due to the MOSFET is unable to be turned ON and OFF by using the 
output from voltage comparator directly, a MOSFET Drive Circuit needs to be 
added in the experiment. The signal from voltage comparator will go through this 
drive circuit and the output from this circuit will fed to the SRBC. Basically the 
function of this circuit is to amplify the magnitude of the PWM signal. Once the 
amplitude is of the PWM is higher than the threshold voltage of the MOSFET, the 
MOSFET is able to be turned ON. 
Figure 23 shows the circuit diagram of the MOSFET driver circuit. The 
PWM signal from the voltage comparator will be the input A and the output is at 
B. The outputs of voltage comparator must be connected to the diode before going 
to this circuit to prevent the current of the MOSFET Drive circuit from going back 
to the voltage comparator since the resistance at the voltage comparator is lower 












10 Ohm 2W 
7 (B) 12 
To MOSFEI 
T11 
Figure 23: The MOSFET Drive circuit to turn ON the MOSFETs. [14] 
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Figure 24: BC337 NPN type transistor used in MOSFET Drive Circuit 
Figure 25: EL7212, Dual Channel Power MOSFET Drivers used in MOSFET 
Drive Circuit. [15] 
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3.3.5 Synchronous Rectifier Buck Converter 
SRBC is used in this experiment as the test circuit for the Predictive 
Control Scheme circuit output. The SRBC is basically similar as the buck 
converter with the substitution of the diode for another MOSFET switch which is 
S2. The top MOSFET switch operates the same way as the buck converter in 
charging the inductor current. The lower MOSFET is to provide a current path for 
the inductor when discharging. 
Table 3: The Components use in SRBC Circuit 
Component Value Unit(s) 




Capacitor 100 µH I 
Inductor 1.8 pH I 
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RESULT AND DISCUSSION 
4.1.1 Synchronized Sawtooth Signals 
The synchronization circuit is used to synchronize both sawtooth signals 
from the function generator. Figure 27 shows the synchronized sawtooth signals. 
The value of the frequency and the duty cycle should be similar but there are some 
unavoidable noises or losses at the output signal that slightly contributing to 











 Tracel  Freq 1.000MIz Duty 524O% 
 Trace2  Freq 1.000MIz Duty 58.0% 
Figure 27: The Synchronized Sawtooth Signal (V, , j) 
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4.1.2 PWM 
Figure 28 shows how the PWM is produced. The straight line in the figure 
is the DC voltage (V f) and the sawtooth signal ( VV; ) is the output from the 
function generator. Both of these signals will be the input at the voltage 
comparator. The value of the Vrefcan be adjusted in order to vary the duty cycle of 
the PWM signal. In experiment, the amplitude of the V 1 is 5V with and the Vref 
vary from 0V up to 5V in order to have 27% duty cycle. 
V f_,. "W. -1 .4 . I-+-1.4-1-+ýj"1-1-+-+ý 1 ++ý"ý-i +i-1 1-+.. +. +ýý.. ++. 4 I 4.4.. 4.. 4ý1. ý-f-1 1-+.. 
Figure 28: V, efand the Vim; used as the Voltage Comparator Inputs 
Figures 29 shows the PWM signals with 27% duty cycle waveform and 
73% duty cycle waveform. These waveforms are the output of MAX942 voltage 
comparator. The generation of PWM is by comparing the triangle voltage (V,,; ) 
signal with reference voltage (Vref). PWM signal will be generated when V,; is 
greater than Vref The duty cycle of the PWM signal can be varied by changing the 
value of VfefThe value of frequency and duty cycles slightly unstable with value 
sometime fluctuate in range of 1% - 3% but still acceptable. The detail on how 
the PWM is generated by using voltage comparator was discussed in the section 
2.2. 
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In order to produce another PWM signal with the inverted duty cycle is by 
swapping the inputs of the voltage comparator. For example, let say the voltage 
comparator have the inputs A (positive) and B (negative). To produce 27 % duty 
cycle PWM is by connecting about 3.2 V DC at input A and sawtooth signal at 
input B. On the other hand, to produce 73% duty cycle of the PWM is only by 
swapping the Vreland V; at the voltage comparator inputs. Figure 29 shows the 
PWM signal with different duty cycles. Since the signal is unstable, the PWM 





L- j .,, 1 ý- 1 . 942141z 
sTrace2= Freq 1.953141 z 
=Tracel= Freq 
3 ! 24 I F32"4 
ý L. 
- Prpd 969. Ons Duly 75,02 
Prod 950. Ons Duty 29.5% 
Figure 29: 29.5% and 75% duty cycle PWM waveform at 500 ns per division and 
2V per division 
30 
Stopped 2010/03/24 16]14: 37 
CHI=20V CH2=20V 200ns/dv 
DC 10: 1 DC 10: 1 (200ns/(iv) 
ý- - 1, pONSýs 
52 input 
"/11"1"1 14 -4 -4 -444...,. 11111-11f1111111-1 4- 1-_4. "-1"ý/" 1" 1" 1/ 
........ . ... .... .......... 
.... ý.... ý . ....... . ... . 
- 
51 input 
=Tracel= Freq 992.1iAlz Prj)d 1.008us Duty 74.2X 
=Trace2= Freq 1.000141z Prod 1.000us Duty 29.69G 
Figure 30: 27% and 73% Duty Cycle PWM waveform with 200 ns per division 
and 2V per division. 
topped 2010/03/24 10: 0727 
CH1lm20V C112=20V - 200n5/div 
DC 10: 1 DC 10: 1 (200ns/(Jv) 
NORht 10IMS/s 
Si input . 
1 S2 input S2 input 
 Tracel  Freq 1.033M1z Prpd 969. Ons Duly 77: 7% 
 Trace2  Freq 1.042M1z Prod 960. Ons Duty 26.396 
Figure 31: The 27% and 73% Duty Cycle PWM waveforms applied to the 
switches 
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For the analysis, both PWM with 27% and 73% duty cycle will be applied 
to the S, and S2 respectively. During the experiment, the S, and S2 of SRBC is 
connected to the PWM signals from voltage comparators and Ygs of the both 
MOSFETs are recorded. In the figure below, the low side waveform is the Ygs of 
the S1 and the high side waveform is the Ygs of the S2. 
Before the PWM signal from the voltage comparator going to the 
Synchronous Rectifier Buck Converter Circuit, the amplitude of these PWM 
signals has to be increased in order to turn ON the MOSFET. From the datasheet 
of IRF620 MOSFET, the input for the gate voltage (VG) must be at least 10 V for 
the MOSFET to be turned ON. Figure 32 shows the PWM signals from the 
MOSFET Drive Circuit. Due to unstable PWM signal from the MOSFET Drive 
Circuit, the duty cycle of the both PWMs slightly fluctuated, however the duty 
cycle still can be adjusted by varying the value of the V,. ef at the voltage 
comparator input. 
Stopped ' 2010/06/05 12: 45: 14 
CH 1=5V CH2=50V 500ns /div 






11 i1111. . 1... 414 1 .. i1 1-. +-61611414 1I I 1. . 1Fip1^11 
aTracel Max 10. V MiT1 600. OaN Freq 1.0 MHz 
Duty 30.3% 
aTrace2= Max 96,00V Mill 10, OOV Freq 1.000MHz 
Duty 69; 0% - 
Figure 32 : PWM from the Synchronization Circuit 
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The Figure 33 shows the V at the both side MOSFETs. The high side 
waveform is the V at the Sj and the low side waveform in the figure is the Vgs at 
the S2. From the waveform signal in the Figure 33, notice that the waveform is not 
smooth compared to the gate voltage input due to internal losses in the MOSFET. 
Stoppad 
CN1ýbOV CN2r5V 
Dc 1a1 UC 1 0: 1 
-Record Length- 
Maln : 500 
Zoom 500 




Mode : AUTO 






Format FYeNarne AutoFYe 
BMP /NPdT ON 
-F4tar- -Offrsat- 
nwotMng : OFF CHl : O. OV 
[%V 
: FULL CH2 : O. OOV 
0.0ns 
Nold Off : M[NIMU/M 
Figure 33: Vg, of the high side and low side MOSFETs at 1 MHz switching 
frequency 
Even though the input for the SRBC circuit is successfully generated and 
integrated to the SRBC input, the MOSFET at the low side of the SRBC still 
having problem where the S2 is unable to operate as desired. Because of the 
MOSFET at the low side in the SRBC is unable to function as the switch during 
the 1 MHz switching frequency, so the low side MOSFET has been replaced with 
a diode. The SRBC circuit now becomes the conventional buck converter circuit 
since the MOSFET at the low side in this experiment is unable to operate as 
desired. Figure 34 shows the circuit when S2 is replaced with a diode. 
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Figure 34: S2 in SRBC replaced with the diode 
Figure 35 shows the waveform of the output voltage (V0,, 1) and output 
current (lo, ý) during the operation with 27% duty cycle input at the S1. The circuit 
manages to step down the voltage source. The PWM signal is applied at the high 
side MOSFET have 27 % duty cycle. The Vm is about 5V and lo, is about 0.8A. 
The theoretical value should be about 12.96 V. The different for output voltage is 
significant and shows that this buck converter have low efficiency in high 
frequency switching operation. 
topped 2010/06/03 12: 18: 08 
CH1! W6OV CH2ý20V t 500ns/div 
DC 10'1 DC 1111: 11 (500n$/iv) 
........ .T . :........ 
NORM: 100MS/s 
,ý 
..... ......... ................. .. T 
....... ....... ....... ....... ........ tý 
:.........:........ ...................:. 
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-1-"iý-i-"+""i-+""i"-+""+-+-iý"-1-i"-1-"+""i-"+-i -i"-+-i--F-4-1-i-i-tr. ii1f1-F-+-1-+ý-i- L 
....... ....... ....... ....... ....... ........ ....... ....... ....... ....... 
-Tracsl- Rise 130. Ons FO 
........................... 
1 460. Ons : Frog 1.000ANz Duty 40: 076 j 
mTrace2m Ri fle 2511. Ons Fa 
il 259. Ons Frog 1. Q641iHz 
Duly 69: 876 
........ .... ....... 
Figure 35: V,,, a and 1o, e in the converter circuit 
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Figure 36 shows the switching losses occurs at the high side MOSFET with the 
switching duration about 320ns. During the high side MOSFET is operating as the 
switch, there will be the switching loss occurs in the circuit. This switching loss 
can be calculated by using the formulae (3). 
Psw= zx tsw x Peak Power xfw 
-ZX tSW X Vd X Id x fsw 
=Zx 320ns x 48V x 1.5A xl MHz 
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Figure 36: Switching loss occurs at the high side MOSFET 
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During high side MOSFET is turned ON, the current will flow through the 
drain-source resistance (Ros(oN))" During the current flowing through the 
MOSFET, it dissipates power which is known as the conduction loss. The typical 
value of the Ros(ON) MOSFET used in this experiment is about 0.6 Q. This 
conduction loss (PP0d) can be calculated by using the formulae (5). 
p, a,. d = (Ioud 
2x RDS 
(ON) x (1-D) 
Since D= vouc Vsource 
Z Vout Pcond = (jouJ x RDS (oNý x (1- VsourT 
= 0.82 x 0.6 x( 1- 5/48) 
= 0.258 Watt 
Since the experimental circuit unable to display dead time delay due to 
problem at the S2, the losses due to body diode is unable to be calculated. Total 
losses will be the summation of the P,,. d and Ps,,.. 
Total losses =P+P,,,, 
= 11.78 Watt 
From the converter circuit, the input power for the circuit is about 469.6 
Watt and the output power is about 4 Watt. The efficiency of the system is about 
5.7% which is very low since the buck converter has low efficiency when 
operating in high frequency. 
The table below show the comparison between the results of PDC 
experimental analysis and simulation analysis during the condition where duty 
cycle at Si is 27%. 
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Table 4: Parameters measured in Simulation Analysis. 
Parameters Simulation Value 
Reference Voltage at comparator V7ef 0.27 V 0.4 V 0.8 V 
Output voltage, V0,,, 11.074 V 13.226 V 14.23 V 
Output current, 1,,., 1.1074 A 1.3226 A 1.423 A 
Input Power, P;,, 17.67 W 22.46 W 27.306 W 
Output Power, Po ,, 11.533 W 1 14.991W 15.605 W 
Dead Time Delay, td 0 ns 66 ns 260 ns 
Body diode conduction period, tbd 25 ns 82.5 ns 350 ns 
Conduction Loss, P,,, w 0.0689 W 0.092511 W 0.103997 W 
Body Diode Losss, Pbd 0.0886 W 0.3490 W 1.5900 W 
Total Switching Loss, P,. 2.258 W 2.665 W 2.662 W 
Total Loss, P,,,, d 2.42 W 3.11 W 4.36 W 
Table 5: The experimental result 
Parameters Experimental Value 
Void 5V 
1., 0.8 A 
Pr 69.6 W 
P. W 4W 
P, a, d 0.258 W 
P. I. 11.52 W 
P,. Ud 11.77 W 
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From the simulation results in Table 4, notice that when the Vref IS 
increase, the losses will also increase. This happen because the duty cycle of the 
PWM at S2 will reduce when V1 is increase, so the body diode conduction period 
will increase and the losses due to body diode conduction will increase as well. 
Even though the low side switch in SRBC is unable to operate as desired, 
the analysis still continued by replacing the MOSFET at the low side with a diode. 
The losses due to body diode conduction unable to be calculated but the expected 
performance is highest during S2 is at 73% or slightly less since the Dead Time is 
approximately zero during that condition. 
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4.2 Discussion 
At the moment, the 27 % duty cycle and 73% duty cycle PWM have been 
applied to the S, and S2 respectively at the Synchronous Rectifier Buck Converter 
(SRBC) switches. These PWM signals are able to be supplied at the right timing 
which is Sj and S2 is turned ON and turned OFF simultaneously. 
The PWM signals with improved amplitudes have been produced and the 
MOSFETs are able to be turned ON and OFF. The problem is the S2 unable to 
operate as the switch perfectly, so a diode used to replace the MOSFET. In 
simulation, the Vnfis changed in order to vary the duty cycle of the PWM at the S2 
but in the experimental verification, the main focus will be only on PWM duty 
cycle. This is because the values of V, pfin experimental totally are not similar with 
the simulation since there are few additional circuits in the experimental affecting 
the PWM duty cycle and because of the hardware limitation. Even though the 
experiment is not focusing on V, xf, the PWM still can be varied and the duty cycle 
still can be adjusted by varying the value of Vnf 
Even though the low side switch in SRBC is unable to operate as the 
switch, the analysis has been carried out by replacing the MOSFET at the low side 
with a diode. The efficiency of the converter is about 5% after replacing the 
MOSFET at the low side with the diode. The efficiency is low because the 
conventional buck converter is not suitable to operate in high frequency system. 
The overall losses are calculated by summation of switching loss and conduction 
loss which is about 11.77 W. The loss due to body diode conduction unable to be 
calculated but the highest performance expected during S2 is at 73% duty cycle or 
slightly less since the Dead Time is approximately zero during that condition. 
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CHAPTER 5 
CONCLUSSION AND RECOMMENDATION 
5.1 Conclusion 
The study is about to verify Predictive Control Scheme by doing 
experimental analysis of PDC in the gate driver design. From the study, 
theoretically the predictive concept uses the feedback to sense and adjust the dead 
time delay in the circuit wether to increase or decrease. The predictive part or the 
delay controller is unable to operate which explains why the duty cycle of the 
input at S2 has to be adjusted manually. 
In the experiment, the input or the Predictive Control Scheme part have 
been constructed and successfully able to generate the PWM with different duty 
cycle which is the td can be varied and measured. However, the MOSFET at the 
low side is unable to operate as it has been replaced with a diode. This occurs due 
to unstable signal of PWM when going through the MOSFET and shoot through 
phenomenon is happened. The analysis for the experimental is done without the 
Pbd losses due to the low side MOSFET in SRBC is unable to work as desired. 
Since the main contribution of the losses in the PDC is on Body Diode 
Conduction Loss, the expected result for the experimental analysis in order to 
have highest efficiency is when the PWM at S2 is 73% since the PWM at S, is 




There are several recommendations for future work: 
1. Redesign the simulation circuit with to have the Delay Controller in 
order for predicting and adjusting the Dead Time ;,, the circuit design. 
2. Since the experimental circuit for the Predictive Control Scheme has 
been constructed and the problem is the S2 at the SRBC, the circuit for 
SRBC has to be reconstructed by using high speed and high efficiency 
MOSFET. 
3. The experimental circuit for SRBC also has to be designed by using the 
equipments that can stand up to 3A operation since the temperature of 
the components increasing significantly during operation. 
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